Yahoo Suche Web Suche

Anmelden

Suchergebnisse

  1. Suchergebnisse:

  1. en.wikipedia.org › wiki › Instruction_set_architectureInstruction set architecture - Wikipedia

    t. e. In computer science, an instruction set architecture ( ISA) is an abstract model that generally defines how software controls the CPU in a computer or a family of computers. [1] A device or program that executes instructions described by that ISA, such as a central processing unit (CPU), is called an implementation of that ISA.

  2. static.hlt.bme.hu › NPteljes › enReduced instruction set computer - Wikipedia - BME

    A reduced instruction set computer, or RISC ( / rɪsk / ), is one whose instruction set architecture (ISA) allows it to have fewer cycles per instruction (CPI) than a complex instruction set computer (CISC). [1] Various suggestions have been made regarding a precise definition of RISC, but the general concept is that such a computer has a small ...

  3. it.wikipedia.org › wiki › Zero_instruction_set_computerZero instruction set computer - Wikipedia

    In informatica, Zero instruction set computer ( ZISC ), indica un processore basato sul pattern matching e non dotato di microcodice e di istruzioni. L'acronimo ZISC è stato scelto per la somiglianza con il ben più famoso acronimo RISC ( reduced instruction set computer ). La tecnologia ZISC si basa sull'utilizzo di reti neurali.

  4. en.wikipedia.org › wiki › David_Patterson_(computer_scientist)David Patterson (computer scientist) - Wikipedia

    First RISC (Reduced Instruction Set Computing) Microprocessor; UC Berkeley students designed and built the first VLSI reduced instruction-set computer in 1981. The simplified instructions of RISC-I reduced the hardware for instruction decode and control, which enabled a flat 32-bit address space, a large set of registers, and pipelined ...

  5. commons.wikimedia.org › wiki › Category:Reduced_InstructionCategory : Reduced Instruction Set Computers - Wikimedia

    Media in category "Reduced Instruction Set Computers" The following 5 files are in this category, out of 5 total. Acorn-ARM-Evaluation-System.jpg 3,032 × 2,015; 2.4 MB

  6. vi.wikipedia.org › wiki › RISCRISC – Wikipedia tiếng Việt

    RISC. RISC (viết tắt của Reduced Instructions Set Computer - Máy tính với tập lệnh đơn giản hóa) là một phương pháp thiết kế các bộ vi xử lý (VXL) theo hướng đơn giản hóa tập lệnh, trong đó thời gian thực thi tất cả các lệnh đều như nhau.

  7. ru.wikipedia.org › wiki › RISCRISC — Википедия

    Некоторые архитектуры, специально разработанные для минимизации количества инструкций, сильно отличаются от классических RISC-архитектур и получили иное названия: Minimal instruction set computer , Zero instruction set computer , Ultimate RISC (также ...